root/loader/ixus870_sd880/main.c

/* [<][>][^][v][top][bottom][index][help] */

DEFINITIONS

This source file includes following definitions.
  1. my_restart

   1 #include "../generic/check_compat.c"
   2 
   3 extern long *blob_chdk_core;
   4 // extern long *blob_copy_and_reset;
   5 extern long blob_chdk_core_size;
   6 // extern long blob_copy_and_reset_size;
   7 
   8 void __attribute__((noreturn)) my_restart() 
   9 {
  10         {
  11         long *dst = (long*)MEMISOSTART;
  12         const long *src = blob_chdk_core;
  13         long length = (blob_chdk_core_size + 3) >> 2;
  14 
  15   core_copy(src, dst, length);
  16 
  17         }
  18 
  19         // from 0xFF82940C (sub_FF8293DC, via call to _sub_???__ADCScn.c__214)
  20         asm volatile (
  21                  "MRS     R0, CPSR\n"
  22                  "BIC     R0, R0, #0x3F\n"
  23                  "ORR     R0, R0, #0xD3\n"
  24                  "MSR     CPSR, R0\n"
  25                  "LDR     R1, =0xC0200000\n"
  26                  "MVN     R0, #0\n"
  27                  "STR     R0, [R1,#0x10C]\n"
  28                  "STR     R0, [R1,#0xC]\n"
  29                  "STR     R0, [R1,#0x1C]\n"
  30                  "STR     R0, [R1,#0x2C]\n"
  31                  "STR     R0, [R1,#0x3C]\n"
  32                  "STR     R0, [R1,#0x4C]\n"
  33                  "STR     R0, [R1,#0x5C]\n"
  34                  "STR     R0, [R1,#0x6C]\n"
  35                  "STR     R0, [R1,#0x7C]\n"
  36                  "STR     R0, [R1,#0x8C]\n"
  37                  "STR     R0, [R1,#0x9C]\n"
  38                  "STR     R0, [R1,#0xAC]\n"
  39                  "STR     R0, [R1,#0xBC]\n"
  40                  "STR     R0, [R1,#0xCC]\n"
  41                  "STR     R0, [R1,#0xDC]\n"
  42                  "STR     R0, [R1,#0xEC]\n"
  43                  "CMP     R4, #7\n"
  44                  "STR     R0, [R1,#0xFC]\n"
  45                  "LDMEQFD SP!, {R4,PC}\n"
  46                  "MOV     R0, #0x78\n"
  47                  "MCR     p15, 0, R0,c1,c0\n"
  48                  "MOV     R0, #0\n"
  49                  "MCR     p15, 0, R0,c7,c10, 4\n"
  50                  "MCR     p15, 0, R0,c7,c5\n"
  51                  "MCR     p15, 0, R0,c7,c6\n"
  52                  "MOV     R0, #0x80000006\n"
  53                  "MCR     p15, 0, R0,c9,c1\n"
  54                  "MCR     p15, 0, R0,c9,c1, 1\n"
  55                  "MRC     p15, 0, R0,c1,c0\n"
  56                  "ORR     R0, R0, #0x50000\n"
  57                  "MCR     p15, 0, R0,c1,c0\n"
  58                  "LDR     R0, =0x12345678\n"
  59                  "MOV     R1, #0x80000000\n"
  60                  "STR     R0, [R1,#0xFFC]\n"
  61               // "LDR     R0, =loc_FF810000\n"
  62                  "MOV     R0, %0\n"              // new jump-vector
  63                  "LDMFD   SP!, {R4,LR}\n"
  64                  "BX      R0\n"
  65                  : : "r"(MEMISOSTART) : "memory","r0","r1","r2","r3","r4");
  66 
  67         // needed in case call BX R0 "returns"? (note that LR is set, but to what?)
  68 
  69         *((volatile long *) 0xC0223030) = 0x46;
  70         while(1);
  71 }

/* [<][>][^][v][top][bottom][index][help] */