This source file includes following definitions.
- my_restart
1 #include "../generic/check_compat.c"
2
3
4
5
6 extern long *blob_chdk_core;
7 extern long blob_chdk_core_size;
8
9 void __attribute__((noreturn)) my_restart()
10 {
11 {
12 long *dst = (long*)MEMISOSTART;
13 const long *src = blob_chdk_core;
14 long length = (blob_chdk_core_size + 3) >> 2;
15
16 core_copy(src, dst, length);
17
18 }
19
20 asm volatile(
21 "MRS R1, CPSR\n"
22 "BIC R1, R1, #0x3F\n"
23 "ORR R1, R1, #0xD3\n"
24 "MSR CPSR_cf, R1\n"
25
26 "LDR R2, =0xC0200000\n"
27 "MOV R1, #0xFFFFFFFF\n"
28 "STR R1, [R2,#0x10C]\n"
29 "STR R1, [R2,#0xC]\n"
30 "STR R1, [R2,#0x1C]\n"
31 "STR R1, [R2,#0x2C]\n"
32 "STR R1, [R2,#0x3C]\n"
33 "STR R1, [R2,#0x4C]\n"
34 "STR R1, [R2,#0x5C]\n"
35 "STR R1, [R2,#0x6C]\n"
36 "STR R1, [R2,#0x7C]\n"
37 "STR R1, [R2,#0x8C]\n"
38 "STR R1, [R2,#0x9C]\n"
39 "STR R1, [R2,#0xAC]\n"
40 "STR R1, [R2,#0xBC]\n"
41 "STR R1, [R2,#0xCC]\n"
42 "STR R1, [R2,#0xDC]\n"
43 "STR R1, [R2,#0xEC]\n"
44 "STR R1, [R2,#0xFC]\n"
45
46
47 "MOV R1, #0x78\n"
48 "MCR p15, 0, R1,c1,c0\n"
49 "MOV R1, #0\n"
50 "MCR p15, 0, R1,c7,c10, 4\n"
51 "MCR p15, 0, R1,c7,c5\n"
52 "MCR p15, 0, R1,c7,c6\n"
53 "MOV R2, #0x40000000\n"
54 "ORR R1, R2, #6\n"
55 "MCR p15, 0, R1,c9,c1\n"
56 "ORR R1, R1, #6\n"
57 "MCR p15, 0, R1,c9,c1, 1\n"
58 "MRC p15, 0, R1,c1,c0\n"
59 "ORR R1, R1, #0x50000\n"
60 "MCR p15, 0, R1,c1,c0\n"
61
62 "LDR R2, =0x12345678\n"
63 "MOV R3, #0xFF0\n"
64 "ADD R3, R3, #0x4000000C\n"
65 "STR R2, [R3]\n"
66
67
68 "MOV SP, #0x1900\n"
69 "MOV LR, PC\n"
70 "MOV PC, %0\n"
71 : : "r"(MEMISOSTART) : "memory","r1","r2","r3");
72
73 while(1);
74 }
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113