This source file includes following definitions.
- init_file_modules_task
- sub_FFBA9484_my
- Mount_FileSystem_my
- sub_FF872230_my
- sub_FF871FC4_my
1
2
3
4
5
6
7 void __attribute__((naked,noinline)) init_file_modules_task() {
8 asm volatile (
9 " STMFD SP!, {R4,LR} \n"
10 " BL _Unmount_FileSystem\n"
11 " BL sub_FFBA9458 \n"
12 " SUBS R4, R0, #0 \n"
13 " MOV R0, #0x5000 \n"
14 " MOV R1, #0 \n"
15 " ADD R0, R0, #6 \n"
16 " BEQ loc_FF997228 \n"
17 " BL _PostLogicalEventToUI \n"
18
19 "loc_FF997228:\n"
20 " BL sub_FFBA9484_my \n"
21 " MOV R0, #0x5000 \n"
22 " CMP R4, #0 \n"
23 " MOV R1, R4 \n"
24 " ADD R0, R0, #6 \n"
25 " LDMNEFD SP!, {R4,PC} \n"
26 " LDMFD SP!, {R4,LR} \n"
27 " B _PostLogicalEventToUI \n"
28 );
29 }
30
31
32
33 void __attribute__((naked,noinline)) sub_FFBA9484_my() {
34 asm volatile (
35 " STR LR, [SP, #-4]! \n"
36 " BL Mount_FileSystem_my \n"
37 " LDR R3, =0xEEA8 \n"
38 " LDR R2, [R3] \n"
39 " CMP R2, #0 \n"
40 " BNE loc_FFBA94C0 \n"
41 " BL sub_FF9B3B0C \n"
42 " AND R0, R0, #0xFF \n"
43 " BL sub_FF8385BC \n"
44 " BL sub_FF9B3B0C \n"
45 " AND R0, R0, #0xFF \n"
46 " BL sub_FF8667C4 \n"
47 " BL sub_FF9B3B1C \n"
48 " AND R0, R0, #0xFF \n"
49 " BL sub_FF838690 \n"
50
51 "loc_FFBA94C0:\n"
52 " LDR R2, =0xEEA4 \n"
53 " MOV R3, #1 \n"
54 " STR R3, [R2] \n"
55 " LDR PC, [SP], #4 \n"
56 );
57 }
58
59
60
61 void __attribute__((naked,noinline)) Mount_FileSystem_my() {
62 asm volatile (
63
64 "loc_FF8724D0:\n"
65 " STMFD SP!, {R4-R6,LR} \n"
66 " MOV R5, #0 \n"
67 " LDR R6, =0x36AE8 \n"
68 " MOV R0, R5 \n"
69 " BL sub_FF871EB8 \n"
70 " LDR R0, [R6, #0x38] \n"
71 " BL sub_FF871550 \n"
72 " SUBS R1, R0, #0 \n"
73 " MOV R0, R5 \n"
74 " BNE loc_FF872510 \n"
75 " LDR R3, =0x2A94 \n"
76 " LDR R2, =0x2A8C \n"
77 " STR R1, [R3] \n"
78 " LDR R3, =0x2A90 \n"
79 " STR R1, [R2] \n"
80 " STR R1, [R3] \n"
81
82 "loc_FF872510:\n"
83 " BL sub_FF871F0C \n"
84 " MOV R0, R5 \n"
85 " BL sub_FF872230_my \n"
86 " MOV R4, R0 \n"
87 " MOV R0, R5 \n"
88 " BL sub_FF8722B8 \n"
89 " AND R4, R4, R0 \n"
90 " MOV R2, R4 \n"
91 " MOV R0, R6 \n"
92 " LDR R1, [R6, #0x3C] \n"
93 " BL sub_FF872480 \n"
94 " STR R0, [R6, #0x40] \n"
95 " LDMFD SP!, {R4-R6,PC} \n"
96 );
97 }
98
99
100
101 void __attribute__((naked,noinline)) sub_FF872230_my() {
102 asm volatile (
103 " STMFD SP!, {R4-R7,LR} \n"
104 " LDR R7, =0x2A90 \n"
105 " LDR R3, [R7] \n"
106 " MOV R4, R0 \n"
107 " CMP R3, #0 \n"
108 " ADD R3, R4, R4, LSL#1 \n"
109 " RSB R3, R4, R3, LSL#3 \n"
110 " LDR R6, =0x36B20 \n"
111 " MOV R5, R3, LSL#2 \n"
112 " MOV R1, R4 \n"
113 " BNE loc_FF8722A4 \n"
114 " LDR R0, [R6, R5] \n"
115 " BL sub_FF871FC4_my \n"
116 " SUBS R3, R0, #0 \n"
117 " MOV R1, R4 \n"
118 " BEQ loc_FF87227C \n"
119 " LDR R0, [R6, R5] \n"
120 " BL sub_FF872114 \n"
121 " MOV R3, R0 \n"
122
123 "loc_FF87227C:\n"
124 " CMP R3, #0 \n"
125 " MOV R0, R4 \n"
126 " BEQ loc_FF872290 \n"
127 " BL sub_FF871628 \n"
128 " MOV R3, R0 \n"
129
130 "loc_FF872290:\n"
131 " CMP R3, #0 \n"
132 " MOV R0, R3 \n"
133 " MOVNE R3, #1 \n"
134 " STRNE R3, [R7] \n"
135 " LDMFD SP!, {R4-R7,PC} \n"
136
137 "loc_FF8722A4:\n"
138 " MOV R0, #1 \n"
139 " LDMFD SP!, {R4-R7,PC} \n"
140 );
141 }
142
143
144
145 void __attribute__((naked,noinline)) sub_FF871FC4_my() {
146 asm volatile (
147 " STMFD SP!, {R4-R8,LR} \n"
148 " MOV R5, R1 \n"
149 " MOV R8, R5, LSL#1 \n"
150 " ADD R3, R8, R5 \n"
151 " LDR R2, =0x36B24 \n"
152 " SUB SP, SP, #8 \n"
153 " RSB R3, R5, R3, LSL#3 \n"
154 " LDR R1, [R2, R3, LSL#2] \n"
155 " MOV R6, #0 \n"
156 " STR R6, [SP] \n"
157 " MOV R7, R0 \n"
158 " STR R6, [SP, #4] \n"
159 " CMP R1, #5 \n"
160 " LDRLS PC, [PC, R1, LSL#2] \n"
161 " B loc_FF8720C0 \n"
162 " .long loc_FF872064 \n"
163 " .long loc_FF872018 \n"
164 " .long loc_FF872018 \n"
165 " .long loc_FF872018 \n"
166 " .long loc_FF872018 \n"
167 " .long loc_FF8720B0 \n"
168
169 "loc_FF872018:\n"
170 " MOV R0, #3 \n"
171 " MOV R1, #0x200 \n"
172 " MOV R2, #0 \n"
173 " BL _exmem_ualloc \n"
174 " SUBS R6, R0, #0 \n"
175 " BEQ loc_FF8720F8 \n"
176 " ADD R12, R8, R5 \n"
177 " RSB R12, R5, R12, LSL#3 \n"
178 " LDR R4, =0x36B34 \n"
179 " MOV R0, R7 \n"
180 " MOV R1, #0 \n"
181 " MOV R2, #1 \n"
182 " MOV R3, R6 \n"
183 " MOV LR, PC \n"
184 " LDR PC, [R4, R12, LSL#2] \n"
185 " CMP R0, #1 \n"
186 " BNE loc_FF87206C \n"
187 " MOV R0, #3 \n"
188 " BL _exmem_ufree \n"
189
190 "loc_FF872064:\n"
191 " MOV R0, #0 \n"
192 " B loc_FF8720F8 \n"
193
194 "loc_FF87206C:\n"
195 " MOV R0, R7 \n"
196 " BL sub_FF881DE0 \n"
197 " MOV R1, R0 \n"
198 " ADD R2, SP, #4 \n"
199 " MOV R3, SP \n"
200 " MOV R0, R6 \n"
201
202 " STMFD SP!, {R4-R11,LR}\n"
203 " BL mbr_read\n"
204 " LDMFD SP!, {R4-R11,LR}\n"
205 " MOV R4, R0 \n"
206 " MOV R0, #3 \n"
207 " BL _exmem_ufree \n"
208 " CMP R4, #0 \n"
209 " BNE loc_FF8720D0 \n"
210 " MOV R0, R7 \n"
211 " STR R4, [SP, #4] \n"
212 " BL sub_FF881DE0 \n"
213 " STR R0, [SP] \n"
214 " B loc_FF8720D0 \n"
215
216 "loc_FF8720B0:\n"
217 " MOV R3, #0 \n"
218 " MOV R2, #0x40 \n"
219 " STMEA SP, {R2,R3} \n"
220 " B loc_FF8720D0 \n"
221
222 "loc_FF8720C0:\n"
223 " MOV R1, #0x2A8 \n"
224 " LDR R0, =0xFF871D94 /*'Mounter.c'*/ \n"
225 " ADD R1, R1, #1 \n"
226 " BL _DebugAssert \n"
227
228 "loc_FF8720D0:\n"
229 " LDR R2, =0x36AE8 \n"
230 " ADD R3, R8, R5 \n"
231 " LDMFD SP, {R0,R12} \n"
232 " RSB R3, R5, R3, LSL#3 \n"
233 " MOV R3, R3, LSL#2 \n"
234 " ADD R1, R2, #0x48 \n"
235 " ADD R2, R2, #0x44 \n"
236 " STR R0, [R1, R3] \n"
237 " STR R12, [R2, R3] \n"
238 " MOV R0, #1 \n"
239
240 "loc_FF8720F8:\n"
241 " ADD SP, SP, #8 \n"
242 " LDMFD SP!, {R4-R8,PC} \n"
243 );
244 }