root/loader/a2500/main.c

/* [<][>][^][v][top][bottom][index][help] */

DEFINITIONS

This source file includes following definitions.
  1. my_restart

   1 #include "../generic/check_compat.c"
   2 
   3 extern long *blob_chdk_core;
   4 extern long blob_chdk_core_size;
   5 
   6 void __attribute__((noreturn)) my_restart()
   7 {
   8     {
   9         long *dst = (long*)MEMISOSTART;
  10         const long *src = blob_chdk_core;
  11         long length = (blob_chdk_core_size + 3) >> 2;
  12 
  13   core_copy(src, dst, length);
  14 
  15 }
  16 
  17     // restart function
  18     // from sub_FF83146C via 0x12345678
  19     // note, the normal stores to a bunch of MMIOs do not appear to be present
  20     asm volatile (
  21             "MRS     R0, CPSR\n"
  22             "BIC     R0, R0, #0x3F\n"
  23             "ORR     R0, R0, #0xD3\n"
  24             "MSR     CPSR, R0\n"
  25 
  26             "MOV     R0, #0x78 \n"
  27             "MCR     p15, 0, R0, c1, c0 \n"
  28             "MOV     R0, #0 \n"
  29             "MCR     p15, 0, R0, c7, c10, 4 \n"
  30             "MCR     p15, 0, R0, c7, c5 \n"
  31             "MCR     p15, 0, R0, c7, c6 \n"
  32             "MOV     R0, #0x80000006 \n"
  33             "MCR     p15, 0, R0, c9, c1 \n"
  34             "MCR     p15, 0, R0, c9, c1, 1 \n"
  35             "MRC     p15, 0, R0, c1, c0 \n"
  36             "ORR     R0, R0, #0x50000 \n"
  37             "MCR     p15, 0, R0, c1, c0 \n"
  38             "LDR     R0, =0x12345678 \n"
  39             "MOV     R1, #0x80000000 \n"
  40             "STR     R0, [R1, #0xFFC] \n"
  41             // "LDR     R0, =0xFF810000 \n"
  42             "MOV     R0, %0\n"
  43             // "LDMFD   SP!, {R4,LR} \n"
  44             "BX      R0\n"
  45          : : "r"(MEMISOSTART) : "memory","r0","r1","r2","r3","r4"
  46         );
  47 
  48         while(1);
  49 }
  50 

/* [<][>][^][v][top][bottom][index][help] */